Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: expand $ND during synthesis, not typechecking #436

Merged
merged 1 commit into from
Apr 16, 2024

Verilog: expand $ND during synthesis, not typechecking

1bfcf28
Select commit
Loading
Failed to load commit list.
Merged

Verilog: expand $ND during synthesis, not typechecking #436

Verilog: expand $ND during synthesis, not typechecking
1bfcf28
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar