Skip to content

Verilog: expand $ND during synthesis, not typechecking#436

Merged
tautschnig merged 1 commit intomainfrom verilog-NDApr 16, 2024
+34-66

Commits

Commits on Apr 15, 2024