Skip to content
Back to pull request #436

Verilog: expand $ND during synthesis, not typechecking #1446

Sign in to view logs

Verilog: expand $ND during synthesis, not typechecking

Verilog: expand $ND during synthesis, not typechecking #1446

The logs for this run have expired and are no longer available.