Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: allow task invocations without parentheses #947

Merged
merged 1 commit into from
Jan 28, 2025

Verilog: allow task invocations without parentheses

e5ec41b
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Verilog: allow task invocations without parentheses #947

Verilog: allow task invocations without parentheses
e5ec41b
Select commit
Loading
Failed to load commit list.
check-clang-format
succeeded Jan 28, 2025 in 1m 15s