Verilog: allow task invocations without parentheses

Verilog: allow task invocations without parentheses #1995