Skip to content
Back to pull request #947

Verilog: allow task invocations without parentheses #3311

Sign in to view logs

Verilog: allow task invocations without parentheses

Verilog: allow task invocations without parentheses #3311

examples

examples
succeeded Jan 28, 2025 in 5s