Skip to content

Pull requests: huawei-csl/pto-kernels

New pull request New
20 Open 98 Closed
20 Open 98 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add Ascend950 pure-vector simulator examples for SiLU and SwiGLU.
#172 opened May 27, 2026 by learning-chip Collaborator Loading…
2
msprof simulator on custom A5 kernel + torch_npu wrapper launch
#169 opened May 18, 2026 by learning-chip Collaborator Loading…
2
Run abs kernel on A5 cannsim A5
#167 opened May 15, 2026 by zouzias Collaborator • Draft
1
2
Support for A5 A5 Under Discussion The issue/pull request is still under discussion
#162 opened May 13, 2026 by zouzias Collaborator • Draft
10 of 15 tasks
1
1
(WIP) Add cpu execution mode for abs kernel (jit mode)
#160 opened May 13, 2026 by zouzias Collaborator • Draft
1
Minimum demo to highlight cross-core sync API differences
#158 opened May 11, 2026 by learning-chip Collaborator Loading…
1 task
Add CPU simulation support
#156 opened May 8, 2026 by vloncar Collaborator Loading…
1
WFPY optimized chunk_o
#153 opened May 5, 2026 by endrix Loading…
[Feat] Implement doubly-stochastic Sinkhorn normalization kernel
#134 opened Apr 21, 2026 by Mocchibird Contributor • Draft
6
Complete chunkwise GatedDeltaNet
#91 opened Apr 7, 2026 by learning-chip Collaborator Loading…
7 tasks done
21
AIV implementation of histogram
#89 opened Apr 7, 2026 by vloncar Collaborator • Draft
1
Chunkwise gated linear attention reaching 60~80 TFLOP/s, with step-by-step optimization records
#88 opened Apr 5, 2026 by learning-chip Collaborator Loading…
9 of 17 tasks
30
compare host vs device-side chunk metadata computation
#84 opened Apr 1, 2026 by learning-chip Collaborator • Draft
1
(cmake) use bisheng
#83 opened Apr 1, 2026 by zouzias Collaborator • Draft
4 of 7 tasks
1
5
c2v sync example using TSYNC or TPUSH/TPOP
#65 opened Mar 23, 2026 by learning-chip Collaborator Loading…
2 tasks
5
(pyproject) refactor extra-index-url and put it inside pyproject.toml
#54 opened Mar 16, 2026 by zouzias Collaborator • Draft
1
Code hygiene remove membase define Under Discussion The issue/pull request is still under discussion
#51 opened Mar 12, 2026 by zouzias Collaborator • Draft
1 task
(ci) add cppcheck on csrc/ help wanted Extra attention is needed
#42 opened Mar 7, 2026 by zouzias Collaborator • Draft
Replace pto-isa GitCode URL with GitHub URL
#28 opened Mar 4, 2026 by zhoubot Loading…
3
(cpp) strict compilation
#22 opened Feb 23, 2026 by zouzias Collaborator • Draft
ProTip! Adding no:label will show everything without a label.