Skip to content

Verilog: add rounding mode to casts to real/shortreal #1819

Verilog: add rounding mode to casts to real/shortreal

Verilog: add rounding mode to casts to real/shortreal #1819

Triggered via pull request December 20, 2024 16:48
Status Success
Total duration 1m 21s
Artifacts

syntax-checks.yaml

on: pull_request
check-clang-format
1m 12s
check-clang-format
Fit to window
Zoom out
Zoom in