Skip to content
Back to pull request #891

Verilog: add rounding mode to casts to real/shortreal #1819

Sign in to view logs

Verilog: add rounding mode to casts to real/shortreal

Verilog: add rounding mode to casts to real/shortreal #1819

Run time

Learn about OS pricing on GitHub Actions
Job Run time
check-clang-format
1m 12s
1m 12s