Skip to content

Timing improvements #364

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
aehart merged 7 commits into from
Jun 12, 2025

Set simulator language to VHDL.

d633134
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Timing improvements #364

Set simulator language to VHDL.
d633134
Select commit
Loading
Failed to load commit list.

The logs for this run have expired and are no longer available.