Skip to content

Use VERILOG_INCLUDE_DIRS in Verilator #5158

Use VERILOG_INCLUDE_DIRS in Verilator

Use VERILOG_INCLUDE_DIRS in Verilator #5158

Annotations

1 warning

Test Design MS_CLK_RST (sky130A/sky130_fd_sc_hd)

succeeded Feb 13, 2025 in 4m 15s. View latest attempt.