Skip to content

SystemVerilog: allow SVA in property ... endproperty#933

Merged
tautschnig merged 2 commits intomainfrom property1-dixJan 21, 2025

Commits

Commits on Jan 16, 2025