Verilog: grammar for unique case
and unique if
#446
+73
−13
Merged