Verilog: grammar for unique case
and unique if
#658
syntax-checks.yaml
on: pull_request
check-clang-format
55s
unique case
and unique if
#658