Skip to content
Back to pull request #436

Verilog: expand $ND during synthesis, not typechecking #601

Sign in to view logs

Verilog: expand $ND during synthesis, not typechecking

Verilog: expand $ND during synthesis, not typechecking #601

Run time

Learn about OS pricing on GitHub Actions
Job Run time
check-clang-format
1m 14s
1m 14s