Verilog: expand $ND during synthesis, not typechecking

Verilog: expand $ND during synthesis, not typechecking #1446