Skip to content
Back to pull request #947

Verilog: allow task invocations without parentheses #1995

Sign in to view logs

Verilog: allow task invocations without parentheses

Verilog: allow task invocations without parentheses #1995

Run time

Learn about OS pricing on GitHub Actions
Job Run time
check-clang-format
1m 15s
1m 15s