Skip to content

Pull requests: capstone-engine/capstone

New pull request New
10 Open 1,318 Closed
10 Open 1,318 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Warn of unused const variables.
#2668 opened Mar 29, 2025 by Rot127 • Draft
2 tasks
Add a script to comapre the inc file content with the lastest generated ones. Auto-Sync-files Auto-Sync Github-files Github related files
#2667 opened Mar 29, 2025 by Rot127 • Draft
2 tasks
MIPS: Fix MIPS16 decoding, wrong flags and ghost registers LLVM-generated-files Mips Arch
#2665 opened Mar 29, 2025 by wargio Loading…
2 tasks
1
4
Stringify BH fields when printing ppc details PowerPC Arch
#2663 opened Mar 26, 2025 by hainest • Draft
2 tasks
3
Remove undefined constants in riscv_const.py (#2660) python bindings RISCV Arch
#2661 opened Mar 25, 2025 by Asphaltt Loading…
2 tasks
1
2
Fix underflow by casting explicitly. ARC
#2659 opened Mar 24, 2025 by Rot127 Loading…
2 tasks
1
Version 6.0.0-Alpha3 AArch64 Arch ARM Arch Auto-Sync-files Auto-Sync BPF Arch CS-core-files auto-sync Documentation EVM Arch Github-files Github related files HPPA Arch java bindings LLVM-core-files auto-sync LLVM-generated-files LoongArch Arch M68K Arch M680X Arch Mips Arch MOS65XX Arch ocaml bindings PowerPC Arch python bindings RISCV Arch SH Arch Sparc Arch SystemZ Arch TMS320C64x Arch TriCore Arch WASM Arch X86 Arch XCore Arch Xtensa Arch
#2617 opened Jan 28, 2025 by kabeor Loading…
2 tasks
1
First step of dynamically updating the version from cmake CS-core-files auto-sync
#2610 opened Jan 19, 2025 by AndrewQuijano Loading…
1 of 2 tasks
1
16
initial implementation of the Sail-generated RISCV disassembler module LLVM-generated-files RISCV Arch
#2498 opened Oct 4, 2024 by moste00 • Draft
2 tasks
60
Fix x86.operands[2].access as CS_OPT_SYNTAX_ATT X86 Arch
#2481 opened Sep 15, 2024 by bezita Loading…
3
ProTip! Follow long discussions with comments:>50.