We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 42615d9 commit 033383cCopy full SHA for 033383c
.github/workflows/bin/format_verilog.sh
@@ -15,6 +15,7 @@ find . \( \
15
-or -name "*.vh" \
16
\) -not \( \
17
-path "./siliconcompiler/*" \
18
+ -or -path "./lambdalib/utils/templates/*" \
19
\) >> $FILES
20
21
verible-verilog-format \
0 commit comments