Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

General overhaul of events and spec text #18

Open
wants to merge 30 commits into
base: main
Choose a base branch
from
Open

General overhaul of events and spec text #18

wants to merge 30 commits into from

Conversation

bcstrongx
Copy link
Collaborator

No description provided.

@bcstrongx
add new cache event/metric files, replacing instruction-centric events
c5b0c99
@bcstrongx
add description of the CACHE event hierarchy
e7138cf
@bcstrongx
create adoc event tables as part of build, remove the build adoc tabl…
56b170d 
…e files from the repo
@bcstrongx
account for new cache event/metric files when generating adoc tables
9ad169c
@bcstrongx
Several changes to the CACHE events section:
455f03e 
* Add flexibility to cache levels and types
* Call out option to add custom caches
* Discuss shared caches, and counting only for the given hart
* Revise set of access type subevents
* Remove OPREF sub-events.  No need for UNUSED given that RV doesn't have SW prefetches.
* Event tables in CACHE chapter are an example configuration
@bcstrongx
adjust CACHE events to match spec hierarchy changes
075c70e
@bcstrongx
consolidate instruction events in inst.json, and describe the hierarc…
3cf4d88 
…hy in the spec
@bcstrongx
remove reference to opcode types for MISPRED, which inadvertently inc…
5ab2ebd 
…luded JAL
@bcstrongx
fix INST addr/data source events to match spec body, removing .ACCESS…
20a1138 
… events and renaming .HIT events
@bcstrongx
update filename lists
59e263f
@bcstrongx
fix links to CACHE events section, remove stale RVV sections
73895fd
@bcstrongx
Copy link
Collaborator Author

Perhaps unwisely, this PR now also includes major revisions to instruction counting events, nesting them all under INST.* events.

@bcstrongx
Copy link
Collaborator Author

Here's a pdf of the spec including this PR as it stands.
riscv-perf-events-latest.pdf

@bcstrongx
remove RVV instr events (moved to inst.json), and revise element even…
950f8b7 
…ts to include all widths
@bcstrongx
clarify that element events are arithmetic
3b2a8f8
@bcstrongx
revise TLB events to be TLB access oriented, rather than instruction …
b332069 
…oriented
@bcstrongx
convert RVV metrics for RVV event changes, for real this time
b1cc5da
@bcstrongx
update TLB metrics to use new TLB events
e096486
@bcstrongx
revise exception event names
015c0d2
@bcstrongx
add trap return instructions event
93bce3c
@bcstrongx
add ldst.json file for load and store uop/operation events
7164f19
@bcstrongx
add fetch.json for instruction address and data source events
2c8bc23
@bcstrongx
add FETCH and LDST event sections, add TLB event breakdown, and other…
c176cae 
… improvements to match events
@bcstrongx
add L1I/L1D TLBs to events, update tlb_metrics to match events, add I…
57e9bae 
…-side TLB metrics
@bcstrongx
remove INST.* events from general.json
77c576f
@bcstrongx
remove addressed FIXME
41b1615
@bcstrongx
pick up all json files in event_files directory, regardless of name. …
be19af7 
…remove table headers.
@bcstrongx
revise intro
a92c776
@bcstrongx bcstrongx changed the title Revise CACHE events to be hierarchical, counting cache accesses rather than instructions General overhaul of events and spec text Dec 16, 2024
@bcstrongx
Copy link
Collaborator Author

Here is the pdf including the latest changes in this PR
riscv-perf-events-latest.pdf

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@bcstrongx