Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

x86_64: avoid accessing MSR registers when do trap/syscall #14

Merged
merged 1 commit into from
Jul 8, 2024
Merged

x86_64: avoid accessing MSR registers when do trap/syscall #14

merged 1 commit into from
Jul 8, 2024

Conversation

cqs21
Copy link
Contributor

@cqs21 cqs21 commented Jul 3, 2024

FSGSBASE instructions would provide better performance.

@equation314 equation314 merged commit 72a1a72 into rcore-os:master Jul 8, 2024
12 checks passed
equation314 added a commit that referenced this pull request Jul 11, 2024
@equation314
Merge pull request #14 from cqs21/opt-msr
1796cf3 
x86_64: avoid accessing MSR registers when do trap/syscall
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@equation314 equation314 equation314 approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@cqs21 @equation314