Skip to content

arm64: dts: rockchip: rk3399: add 856MHz frequency of DDR #474

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 1 commit into
base: linux-6.1-stan-rkr5.1
Choose a base branch
from
Open

arm64: dts: rockchip: rk3399: add 856MHz frequency of DDR #474

wants to merge 1 commit into from

Conversation

LZhaoM
Copy link

@LZhaoM LZhaoM commented Sep 26, 2025 

    arm64: dts: rockchip: rk3399: add 856MHz frequency of DDR
    
    This change is based on [0].
    
    This change is intended to solve the issue that the serial console
    output a bunch of the following info:
    ```
    rockchip-dmc dmc: Get wrong frequency, Request 800000000, Current 856000000
    ```
    
    [0]: https://github.com/radxa/kernel/commit/0da69166157c51035647282c9e1f816496d8b66a
    
    Signed-off-by: Zhaoming Luo <[email protected]>

@LZhaoM
arm64: dts: rockchip: rk3399: add 856MHz frequency of DDR
caa2c40 
This change is based on [0].

This change is intended to solve the issue that the serial console
output a bunch of the following info:
```
rockchip-dmc dmc: Get wrong frequency, Request 800000000, Current 856000000
```

[0]: radxa@0da6916

Signed-off-by: Zhaoming Luo <[email protected]>
RadxaYuntian
RadxaYuntian approved these changes Sep 28, 2025
View reviewed changes
Copy link
Member

@RadxaYuntian RadxaYuntian left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

但是我们用的rkbin目前是800MHz的，怎么会跑到856呢？

@LZhaoM
Copy link
Author

LZhaoM commented Sep 29, 2025 •
edited
Loading

但是我们用的rkbin目前是800MHz的，怎么会跑到856呢？

@RadxaYuntian 在启动时串口有读到这些信息，看起来本身支持856?

MR19=0x0
MR24=0x8
MR25=0xFF
channel 0 training pass!
channel 1 training pass!
channel 0, cs 0, advanced training done
channel 1, cs 0, advanced training done
change freq to 856MHz 1,0
ch 0 ddrconfig = 0x101, ddrsize = 0x40
ch 1 ddrconfig = 0x101, ddrsize = 0x40
pmugrf_os_reg[2] = 0x32C1F2C1, stride = 0xD
ddr_set_rate to 328MHZ
ddr_set_rate to 666MHZ
ddr_set_rate to 416MHZ, ctl_index 0
ddr_set_rate to 856MHZ, ctl_index 1
support 416 856 328 666 MHz, current 856MHz

@lenghonglin
Copy link

0da6916 我之前应该是修复过这个问题的，你看看呢。

@LZhaoM
Copy link
Author

LZhaoM commented Sep 30, 2025

@lenghonglin 我就是照着这个改得 0da6916

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@RadxaYuntian RadxaYuntian RadxaYuntian approved these changes

@RadxaStephen RadxaStephen Awaiting requested review from RadxaStephen

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@LZhaoM @lenghonglin @RadxaYuntian