Skip to content
This repository was archived by the owner on May 9, 2024. It is now read-only.

Comments

More tidy up#10

Open
ryanm101 wants to merge 5 commits intopaulocode:mainfrom
ryanm101:sch_tidy
Open

More tidy up#10
ryanm101 wants to merge 5 commits intopaulocode:mainfrom
ryanm101:sch_tidy

Conversation

@ryanm101
Copy link

@ryanm101 ryanm101 commented Feb 20, 2023

image

@ryanm101
Copy link
Author

Change J4 to 02x10 in Schematic
Updated Global NETs to use Proper PSX Connection point names to make debugging more clear

Please verify PCB looks ok before merging

@ryanm101
Copy link
Author

image

@ryanm101
Copy link
Author

image

@ryanm101
Copy link
Author

image

@ryanm101 ryanm101 changed the title Change J4 to 02x10 in Sch More tidy up Feb 21, 2023
@ryanm101
Copy link
Author

ryanm101 commented Feb 22, 2023

Screenshot 2023-02-22 at 15 03 27

@airainchoc
Copy link
Collaborator

Did you try this pcb ?
Seems ok to me, but not sure if I can merge it, must be sure it's ok/working

@ryanm101
Copy link
Author

I've not, i only have the original ones.

It should work as all this does is change the label names and add silk screens, The PCB layout didnt change as far as i could tell.

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants