Simple UART for FPGA v1.1

jakubcabal released this 20 Dec 19:10

· 22 commits to master since this release

7235180

Added better debouncer.
Added simulation script and Quartus project file.
Removed unnecessary resets.
Signal BUSY replaced by DIN_RDY.
Many other optimizations and changes.

Assets 2