BS in Electrical Engineering at Cal Poly SLO.
Minor in Computer Science.
-
N/A
- San Luis Obispo, CA
- in/jack-marshall-engineer
- https://sites.google.com/view/jackmarshall-portfolio/home
Popular repositories Loading
-
cpe133_finalProject
cpe133_finalProject PublicFinal project for CPE133. Whack-A-Mole game played on a Diligent BASYS-3 FPGA dev board.
Verilog
-
cpe233_riscVmcu
cpe233_riscVmcu PublicFinal project for CPE233. RISCV based mcu created for the Diligent BASYS-3 FPGA dev board.
SystemVerilog
-
cpe333_pipelined-cached_riscVmcu
cpe333_pipelined-cached_riscVmcu Public5-stage pipelined RISCV implementation with caching.
SystemVerilog
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.