Skip to content

isarrider/zero-riscy

This branch is 1977 commits behind lowRISC/ibex:master.

Folders and files

NameName
Last commit message
Last commit date

Latest commit

6ad7764 · Nov 14, 2018
Jun 12, 2017
Nov 13, 2018
Jan 29, 2018
Dec 29, 2016
Jun 12, 2017
Jan 29, 2018
Sep 28, 2018
Sep 6, 2017
Jan 29, 2018
Jan 29, 2018
Feb 16, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018
Jan 29, 2018

Repository files navigation

zero-riscy: RISC-V Core

zero-riscy* is a small 2-stage RISC-V core derived from RI5CY.

zero-riscy fully implements the RV32IMC instruction set and a minimal set of RISCV privileged specifications. zero-riscy can be configured to be very small by disabling the RV32M extensions and by activating the RV32E extensios. This configuration is called micro-riscy

The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the control core for PULP and PULPino.

Documentation

A datasheet that explains the most important features of the core can be found in the doc folder.

About

No description, website, or topics provided.

Resources

License

Stars

Watchers

Forks

Packages

No packages published

Languages

  • SystemVerilog 100.0%