Skip to content

Pull requests: intel/intel-xpu-backend-for-triton

New pull request New
22 Open 3,456 Closed
22 Open 3,456 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[Inductor][UT] Improve the default testing scope
#5509 opened Nov 18, 2025 by anmyachev • Draft
Revert "Add test name filtering and Python debug options to the test script (#5435)"
#5506 opened Nov 18, 2025 by whitneywhtsang Loading…
1
@whitneywhtsang
Revert "Use DLE 2025.2 for SPIRVRunner test to unblock CI (#5459)"
#5505 opened Nov 18, 2025 by dev-tomek • Draft
Try 2025.3.1
#5504 opened Nov 18, 2025 by kwasd • Draft
use pytest-skip plugin for selection in the test script
#5502 opened Nov 18, 2025 by slawblauciak Loading…
Fix AxisInfo handling of PoisonOp producing MemDesc (#8489)
#5501 opened Nov 18, 2025 by wdziurdz • Draft
1
[LoadStoreOpToLLVM] Reuse 2D block IO load lowering for both regular pointer and block pointer to clean up duplicate code.
#5500 opened Nov 18, 2025 by chengjunlu • Draft
1
4
[benchmarks] Add options to print SW efficiency
#5493 opened Nov 17, 2025 by Egor-Krivov Loading…
3
[intel] improve pitch and width constexpr folding
#5489 opened Nov 17, 2025 by januszjah Loading…
1
15
Add one autotuning config to the flex attention benchmark
#5303 opened Oct 14, 2025 by admitric • Draft
8
[RemoveLayoutConversions]: Failure to compile loop yielding result consumed by reduce operation
#5262 opened Oct 6, 2025 by etiotto • Draft
@etiotto
Enable triton kernels matmul tests upstream: triton
#5128 opened Sep 17, 2025 by wdziurdz Loading…
1
@wdziurdz
11
[Draft] Support the globaltimer and smid on Intel Arch
#4816 opened Jul 31, 2025 by chengjunlu • Draft
4
[DRAFT] Subgroup 2D Block IO lowering example for AxB GEMM
#4608 opened Jul 2, 2025 by alexbaden • Draft
Store transpose attribute in Subgroup2DBlockIO layouts
#4549 opened Jun 20, 2025 by alexbaden • Draft
1
[BACKEND] Enhance the remove layout implementation to reduce the duplicated values with different layout in scf.for.
#4527 opened Jun 18, 2025 by chengjunlu Loading…
2
@etiotto @chengjunlu
18
Use the Subgroup 2D Block Encoding in LoadStoreOpToLLVM
#4500 opened Jun 13, 2025 by alexbaden • Draft
1
1
Clean up Intel specific code in the common TritonGPU dialect source file. upstream: triton
#4469 opened Jun 10, 2025 by chengjunlu • Draft
1
@chengjunlu
5
Convert block ptr type layouts to Subgroup2DBlockEncoding layouts
#4463 opened Jun 9, 2025 by alexbaden • Draft
1
68
Use inline VISA to optimize horizontal batched subgroup reduce
#4171 opened May 12, 2025 by chengjunlu • Draft
1
10
[SGLANG] [Benchmarks] Initial integration of sglang kernels to benchmarks dependencies: igc
#3796 opened Mar 31, 2025 by leonling-ll Loading…
3
@leonling-ll
72
Use order from A matrix when determining DPAS layout
#2834 opened Nov 26, 2024 by alexbaden • Draft
1
3
ProTip! Adding no:label will show everything without a label.