A small RISC-V RV32I CPU core in Bluespec SystemVerilog.
Heavily inspired by FemtoRV32: https://github.com/BrunoLevy/learn-fpga
gribeill/TinyRV-BSV
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|
A small RISC-V RV32I CPU core in Bluespec SystemVerilog.
Heavily inspired by FemtoRV32: https://github.com/BrunoLevy/learn-fpga