SVA: KNOWNBUG test for default disable iff

The parser rules are incomplete, this causes a crash. Replicates #974.
diffblue · Feb 8, 2025 · 908ddc7 · 908ddc7
1 parent 5d9c77b
commit 908ddc7
Show file tree

Hide file tree

Showing 2 changed files with 15 additions and 0 deletions.
diff --git a/regression/verilog/SVA/default_disable1.desc b/regression/verilog/SVA/default_disable1.desc
@@ -0,0 +1,8 @@
+KNOWNBUG
+default_disable1.sv
+
+^EXIT=10$
+^SIGNAL=0$
+--
+^warning: ignoring
+--
diff --git a/regression/verilog/SVA/default_disable1.sv b/regression/verilog/SVA/default_disable1.sv
@@ -0,0 +1,7 @@
+module main(input clock, reset);
+
+  default clocking cb @(posedge clk);
+  endclocking
+  default disable iff (!reset);
+
+endmodule