Verilog: consolidate expression-related tests in verilog/expressions

diffblue · Jun 21, 2024 · 4bbab28 · 4bbab28
1 parent 6cc2ed2
commit 4bbab28
Show file tree

Hide file tree

Showing 28 changed files with 2 additions and 2 deletions.
diff --git a/...ion/verilog/bit-extract/bit-extract1.desc → ...ion/verilog/expressions/bit-extract1.desc b/...ion/verilog/bit-extract/bit-extract1.desc → ...ion/verilog/expressions/bit-extract1.desc
diff --git a/...ession/verilog/bit-extract/bit-extract1.v → ...ession/verilog/expressions/bit-extract1.v b/...ession/verilog/bit-extract/bit-extract1.v → ...ession/verilog/expressions/bit-extract1.v
diff --git a/...ion/verilog/bit-extract/bit-extract2.desc → ...ion/verilog/expressions/bit-extract2.desc b/...ion/verilog/bit-extract/bit-extract2.desc → ...ion/verilog/expressions/bit-extract2.desc
diff --git a/...ession/verilog/bit-extract/bit-extract2.v → ...ession/verilog/expressions/bit-extract2.v b/...ession/verilog/bit-extract/bit-extract2.v → ...ession/verilog/expressions/bit-extract2.v
diff --git a/...ion/verilog/bit-extract/bit-extract3.desc → ...ion/verilog/expressions/bit-extract3.desc b/...ion/verilog/bit-extract/bit-extract3.desc → ...ion/verilog/expressions/bit-extract3.desc
diff --git a/...ssion/verilog/bit-extract/bit-extract3.sv → ...ssion/verilog/expressions/bit-extract3.sv b/...ssion/verilog/bit-extract/bit-extract3.sv → ...ssion/verilog/expressions/bit-extract3.sv
diff --git a/...ion/verilog/bit-extract/bit-extract4.desc → ...ion/verilog/expressions/bit-extract4.desc b/...ion/verilog/bit-extract/bit-extract4.desc → ...ion/verilog/expressions/bit-extract4.desc
diff --git a/...ssion/verilog/bit-extract/bit-extract4.sv → ...ssion/verilog/expressions/bit-extract4.sv b/...ssion/verilog/bit-extract/bit-extract4.sv → ...ssion/verilog/expressions/bit-extract4.sv
diff --git a/...verilog/concatenation/concatenation1.desc → ...n/verilog/expressions/concatenation1.desc b/...verilog/concatenation/concatenation1.desc → ...n/verilog/expressions/concatenation1.desc
diff --git a/...on/verilog/concatenation/concatenation1.v → ...sion/verilog/expressions/concatenation1.v b/...on/verilog/concatenation/concatenation1.v → ...sion/verilog/expressions/concatenation1.v
diff --git a/...verilog/concatenation/concatenation2.desc → ...n/verilog/expressions/concatenation2.desc b/...verilog/concatenation/concatenation2.desc → ...n/verilog/expressions/concatenation2.desc
diff --git a/...on/verilog/concatenation/concatenation2.v → ...sion/verilog/expressions/concatenation2.v b/...on/verilog/concatenation/concatenation2.v → ...sion/verilog/expressions/concatenation2.v
diff --git a/regression/verilog/shr1/test.desc → ...ssion/verilog/expressions/constants1.desc b/regression/verilog/shr1/test.desc → ...ssion/verilog/expressions/constants1.desc
@@ -1,5 +1,5 @@
 CORE
-main.v
+constants1.v
 --bound 1
 ^EXIT=0$
 ^SIGNAL=0$

diff --git a/regression/verilog/constants1/main.v → regression/verilog/expressions/constants1.v b/regression/verilog/constants1/main.v → regression/verilog/expressions/constants1.v
diff --git a/...on/verilog/part-select/index-of-real.desc → ...on/verilog/expressions/index-of-real.desc b/...on/verilog/part-select/index-of-real.desc → ...on/verilog/expressions/index-of-real.desc
diff --git a/...sion/verilog/part-select/index-of-real.sv → ...sion/verilog/expressions/index-of-real.sv b/...sion/verilog/part-select/index-of-real.sv → ...sion/verilog/expressions/index-of-real.sv
diff --git a/...ilog/part-select/part-select-of-real.desc → ...ilog/expressions/part-select-of-real.desc b/...ilog/part-select/part-select-of-real.desc → ...ilog/expressions/part-select-of-real.desc
diff --git a/...erilog/part-select/part-select-of-real.sv → ...erilog/expressions/part-select-of-real.sv b/...erilog/part-select/part-select-of-real.sv → ...erilog/expressions/part-select-of-real.sv
diff --git a/...ssion/verilog/part-select/real-index.desc → ...ssion/verilog/expressions/real-index.desc b/...ssion/verilog/part-select/real-index.desc → ...ssion/verilog/expressions/real-index.desc
diff --git a/regression/verilog/part-select/real-index.sv → regression/verilog/expressions/real-index.sv b/regression/verilog/part-select/real-index.sv → regression/verilog/expressions/real-index.sv
diff --git a/...ion/verilog/replication/replication1.desc → ...ion/verilog/expressions/replication1.desc b/...ion/verilog/replication/replication1.desc → ...ion/verilog/expressions/replication1.desc
diff --git a/...ession/verilog/replication/replication1.v → ...ession/verilog/expressions/replication1.v b/...ession/verilog/replication/replication1.v → ...ession/verilog/expressions/replication1.v
diff --git a/regression/verilog/constants1/test.desc → regression/verilog/expressions/shr1.desc b/regression/verilog/constants1/test.desc → regression/verilog/expressions/shr1.desc
@@ -1,5 +1,5 @@
 CORE
-main.v
+shr1.v
 --bound 1
 ^EXIT=0$
 ^SIGNAL=0$

diff --git a/regression/verilog/shr1/main.v → regression/verilog/expressions/shr1.v b/regression/verilog/shr1/main.v → regression/verilog/expressions/shr1.v
diff --git a/regression/verilog/casts/size_cast1.desc → ...ssion/verilog/expressions/size_cast1.desc b/regression/verilog/casts/size_cast1.desc → ...ssion/verilog/expressions/size_cast1.desc
diff --git a/regression/verilog/casts/size_cast1.sv → regression/verilog/expressions/size_cast1.sv b/regression/verilog/casts/size_cast1.sv → regression/verilog/expressions/size_cast1.sv
diff --git a/regression/verilog/casts/static_cast1.desc → ...ion/verilog/expressions/static_cast1.desc b/regression/verilog/casts/static_cast1.desc → ...ion/verilog/expressions/static_cast1.desc
diff --git a/regression/verilog/casts/static_cast1.sv → ...ssion/verilog/expressions/static_cast1.sv b/regression/verilog/casts/static_cast1.sv → ...ssion/verilog/expressions/static_cast1.sv