Skip to content

Commit

Permalink
messaging API
Browse files Browse the repository at this point in the history
  • Loading branch information
Daniel Kroening committed May 30, 2017
1 parent c14c55f commit 3b4b2f2
Show file tree
Hide file tree
Showing 2 changed files with 3 additions and 2 deletions.
2 changes: 1 addition & 1 deletion src/verilog/verilog_language.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -162,7 +162,7 @@ bool verilog_languaget::typecheck(
if(verilog_typecheck(parse_tree, symbol_table, module, get_message_handler()))
return true;

print(9, "Synthesis "+module);
debug() << "Synthesis " << module << eom;

if(verilog_synthesis(symbol_table, module, get_message_handler(), options))
return true;
Expand Down
3 changes: 2 additions & 1 deletion src/vhdl/parser.y
Original file line number Diff line number Diff line change
Expand Up @@ -53,7 +53,8 @@ int yyvhdlerror(const char *error_str)
source_location.set_line(yyvhdllval.line);
source_location.set_file(yyvhdllval.file);

PARSER.print(1, tmp, -1, source_location);
PARSER.error().source_location=source_location;
PARSER.error() << tmp << messaget::eom;

return strlen(error_str)+1;
}
Expand Down

0 comments on commit 3b4b2f2

Please sign in to comment.