Skip to content
Back to pull request #446

Verilog: grammar for unique case and unique if #1517

Sign in to view logs

Verilog: grammar for unique case and unique if

Verilog: grammar for unique case and unique if #1517

Triggered via pull request April 22, 2024 15:56
@kroeningkroening
synchronize #446
unique_case1
Status Success
Total duration 41m 40s
Artifacts –

pull-request-checks.yaml

on: pull_request
check-ubuntu-20_04-make-gcc
15m 24s
check-ubuntu-20_04-make-gcc
check-ubuntu-20_04-make-clang
14m 19s
check-ubuntu-20_04-make-clang
CentOS 8
14m 9s
CentOS 8
check-macos-12-make-clang
41m 24s
check-macos-12-make-clang
Fit to window
Zoom out
Zoom in