Syntactic checks

Verilog: error on real operand for edge control #1970

Sign in to view logs

Triggered via pull request January 17, 2025 17:27

kroening

opened #937

posedge_real

Status Success

Total duration 1m 25s

Artifacts –

syntax-checks.yaml

on: pull_request

check-clang-format