Syntactic checks

SystemVerilog: allow SVA in property ... endproperty #1961

Sign in to view logs

Triggered via pull request January 16, 2025 18:17

kroening

synchronize #933

property1-dix

Status Success

Total duration 1m 27s

Artifacts –

syntax-checks.yaml

on: pull_request

check-clang-format