SystemVerilog: chandle
data type
#1912
syntax-checks.yaml
on: pull_request
check-clang-format
1m 20s
chandle
data type
#1912