Skip to content

make canonicalize-nan.wast test work #9878

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 3 commits into from
Dec 20, 2024
Merged

make canonicalize-nan.wast test work #9878

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
286cdd8
init
Lordworms Dec 20, 2024
728fd17
fix failed
Lordworms Dec 20, 2024
c8cdef8
fix failed
Lordworms Dec 20, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
20 changes: 19 additions & 1 deletion cranelift/codegen/src/isa/pulley_shared/lower.isle
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1150,26 +1150,44 @@

(rule (lower (has_type $F32 (trunc a))) (pulley_ftrunc32 a))
(rule (lower (has_type $F64 (trunc a))) (pulley_ftrunc64 a))
(rule (lower (has_type $F32X4 (trunc a))) (pulley_vtrunc32x4 a))
(rule (lower (has_type $F64X2 (trunc a))) (pulley_vtrunc64x2 a))

;;;; Rules for `floor` ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

(rule (lower (has_type $F32 (floor a))) (pulley_ffloor32 a))
(rule (lower (has_type $F64 (floor a))) (pulley_ffloor64 a))

(rule (lower (has_type $F32X4 (floor a)))
(pulley_vfloor32x4 a))
(rule (lower (has_type $F64X2 (floor a)))
(pulley_vfloor64x2 a))
;;;; Rules for `ceil` ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

(rule (lower (has_type $F32 (ceil a))) (pulley_fceil32 a))
(rule (lower (has_type $F64 (ceil a))) (pulley_fceil64 a))
(rule (lower (has_type $F64X2 (ceil a)))
(pulley_vceil64x2 a))
(rule (lower (has_type $F32X4 (ceil a)))
(pulley_vceil32x4 a))

;;;; Rules for `nearest` ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

(rule (lower (has_type $F32 (nearest a))) (pulley_fnearest32 a))
(rule (lower (has_type $F64 (nearest a))) (pulley_fnearest64 a))
(rule (lower (has_type $F32X4 (nearest a)))
(pulley_vnearest32x4 a))
(rule (lower (has_type $F64X2 (nearest a)))
(pulley_vnearest64x2 a))

;;;; Rules for `sqrt` ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

(rule (lower (has_type $F32 (sqrt a))) (pulley_fsqrt32 a))
(rule (lower (has_type $F64 (sqrt a))) (pulley_fsqrt64 a))
(rule (lower (has_type $F32X4 (sqrt a)))
(pulley_vsqrt32x4 a))
(rule (lower (has_type $F64X2 (sqrt a)))
(pulley_vsqrt64x2 a))


;;;; Rules for `fneg` ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

Expand Down
2 changes: 0 additions & 2 deletions crates/wast-util/src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -419,11 +419,9 @@ impl WastTest {
"spec_testsuite/simd_f32x4_arith.wast",
"spec_testsuite/simd_f32x4_cmp.wast",
"spec_testsuite/simd_f32x4_pmin_pmax.wast",
"spec_testsuite/simd_f32x4_rounding.wast",
"spec_testsuite/simd_f64x2_arith.wast",
"spec_testsuite/simd_f64x2_cmp.wast",
"spec_testsuite/simd_f64x2_pmin_pmax.wast",
"spec_testsuite/simd_f64x2_rounding.wast",
"spec_testsuite/simd_i16x8_arith2.wast",
"spec_testsuite/simd_i16x8_extadd_pairwise_i8x16.wast",
"spec_testsuite/simd_i16x8_q15mulr_sat_s.wast",
Expand Down
92 changes: 92 additions & 0 deletions pulley/src/interp.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3015,30 +3015,122 @@ impl ExtendedOpVisitor for Interpreter<'_> {
ControlFlow::Continue(())
}

fn vtrunc32x4(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f32x4();
for elem in a.iter_mut() {
*elem = elem.wasm_trunc();
}
self.state[dst].set_f32x4(a);
ControlFlow::Continue(())
}

fn vtrunc64x2(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f64x2();
for elem in a.iter_mut() {
*elem = elem.wasm_trunc();
}
self.state[dst].set_f64x2(a);
ControlFlow::Continue(())
}

fn ffloor32(&mut self, dst: FReg, src: FReg) -> ControlFlow<Done> {
let a = self.state[src].get_f32();
self.state[dst].set_f32(a.wasm_floor());
ControlFlow::Continue(())
}

fn vfloor32x4(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f32x4();
for elem in a.iter_mut() {
*elem = elem.wasm_floor();
}
self.state[dst].set_f32x4(a);
ControlFlow::Continue(())
}

fn vfloor64x2(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f64x2();
for elem in a.iter_mut() {
*elem = elem.wasm_floor();
}
self.state[dst].set_f64x2(a);
ControlFlow::Continue(())
}

fn fceil32(&mut self, dst: FReg, src: FReg) -> ControlFlow<Done> {
let a = self.state[src].get_f32();
self.state[dst].set_f32(a.wasm_ceil());
ControlFlow::Continue(())
}

fn vceil32x4(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f32x4();
for elem in a.iter_mut() {
*elem = elem.wasm_ceil();
}
self.state[dst].set_f32x4(a);

ControlFlow::Continue(())
}

fn vceil64x2(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f64x2();
for elem in a.iter_mut() {
*elem = elem.wasm_ceil();
}
self.state[dst].set_f64x2(a);

ControlFlow::Continue(())
}

fn fnearest32(&mut self, dst: FReg, src: FReg) -> ControlFlow<Done> {
let a = self.state[src].get_f32();
self.state[dst].set_f32(a.wasm_nearest());
ControlFlow::Continue(())
}

fn vnearest32x4(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f32x4();
for elem in a.iter_mut() {
*elem = elem.wasm_nearest();
}
self.state[dst].set_f32x4(a);
ControlFlow::Continue(())
}

fn vnearest64x2(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f64x2();
for elem in a.iter_mut() {
*elem = elem.wasm_nearest();
}
self.state[dst].set_f64x2(a);
ControlFlow::Continue(())
}

fn fsqrt32(&mut self, dst: FReg, src: FReg) -> ControlFlow<Done> {
let a = self.state[src].get_f32();
self.state[dst].set_f32(a.wasm_sqrt());
ControlFlow::Continue(())
}

fn vsqrt32x4(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f32x4();
for elem in a.iter_mut() {
*elem = elem.wasm_sqrt();
}
self.state[dst].set_f32x4(a);
ControlFlow::Continue(())
}

fn vsqrt64x2(&mut self, dst: VReg, src: VReg) -> ControlFlow<Done> {
let mut a = self.state[src].get_f64x2();
for elem in a.iter_mut() {
*elem = elem.wasm_sqrt();
}
self.state[dst].set_f64x2(a);
ControlFlow::Continue(())
}

fn fneg32(&mut self, dst: FReg, src: FReg) -> ControlFlow<Done> {
let a = self.state[src].get_f32();
self.state[dst].set_f32(-a);
Expand Down
20 changes: 20 additions & 0 deletions pulley/src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -821,14 +821,30 @@ macro_rules! for_each_extended_op {
fminimum32 = Fminimum32 { operands: BinaryOperands<FReg> };
/// `low32(dst) = ieee_trunc(low32(src))`
ftrunc32 = Ftrunc32 { dst: FReg, src: FReg };
/// `low128(dst) = ieee_trunc(low128(src))`
vtrunc32x4 = Vtrunc32x4 { dst: VReg, src: VReg };
/// `low128(dst) = ieee_trunc(low128(src))`
vtrunc64x2 = Vtrunc64x2 { dst: VReg, src: VReg };
/// `low32(dst) = ieee_floor(low32(src))`
ffloor32 = Ffloor32 { dst: FReg, src: FReg };
/// `low128(dst) = ieee_floor(low128(src))`
vfloor32x4 = Vfloor32x4 { dst: VReg, src: VReg };
/// `low128(dst) = ieee_floor(low128(src))`
vfloor64x2 = Vfloor64x2 { dst: VReg, src: VReg };
/// `low32(dst) = ieee_ceil(low32(src))`
fceil32 = Fceil32 { dst: FReg, src: FReg };
/// `low128(dst) = ieee_ceil(low128(src))`
vceil32x4 = Vceil32x4 { dst: VReg, src: VReg };
/// `low128(dst) = ieee_ceil(low128(src))`
vceil64x2 = Vceil64x2 { dst: VReg, src: VReg };
/// `low32(dst) = ieee_nearest(low32(src))`
fnearest32 = Fnearest32 { dst: FReg, src: FReg };
/// `low32(dst) = ieee_sqrt(low32(src))`
fsqrt32 = Fsqrt32 { dst: FReg, src: FReg };
/// `low32(dst) = ieee_sqrt(low32(src))`
vsqrt32x4 = Vsqrt32x4 { dst: VReg, src: VReg };
/// `low32(dst) = ieee_sqrt(low32(src))`
vsqrt64x2 = Vsqrt64x2 { dst: VReg, src: VReg };
/// `low32(dst) = -low32(src)`
fneg32 = Fneg32 { dst: FReg, src: FReg };
/// `low32(dst) = |low32(src)|`
Expand All @@ -854,6 +870,10 @@ macro_rules! for_each_extended_op {
fceil64 = Fceil64 { dst: FReg, src: FReg };
/// `dst = ieee_nearest(src)`
fnearest64 = Fnearest64 { dst: FReg, src: FReg };
/// `low128(dst) = ieee_nearest(low128(src))`
vnearest32x4 = Vnearest32x4 { dst: VReg, src: VReg };
/// `low128(dst) = ieee_nearest(low128(src))`
vnearest64x2 = Vnearest64x2 { dst: VReg, src: VReg };
/// `dst = ieee_sqrt(src)`
fsqrt64 = Fsqrt64 { dst: FReg, src: FReg };
/// `dst = -src`
Expand Down
Loading