Skip to content

librelane/def/heichips25_template_small_cryo.def : moved and resized i_in and i_out ports#9

Open
tatzelbrumm wants to merge 1 commit into
FPGA-Research:analogfrom
tatzelbrumm:heichips25-template-analog
Open

librelane/def/heichips25_template_small_cryo.def : moved and resized i_in and i_out ports#9
tatzelbrumm wants to merge 1 commit into
FPGA-Research:analogfrom
tatzelbrumm:heichips25-template-analog

Conversation

@tatzelbrumm
Copy link
Copy Markdown
Contributor

I moved and resized the analog ports in heichips25_template_small_cryo.def for better routing in the tile.
Please update if consistent with top level design rules.

…analog pins

# Conflicts:
#	librelane/def/heichips25_template_small_cryo.def
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant