Home

This is the public repository for Ettus Research FPGA code.

The issue tracker on this repository has been disabled. If you have any questions or doubts, please report them to the usrp-users mailing list.

For actual bug reports, please submit them to the mailing list or the UHD issue tracker: https://github.com/EttusResearch/uhd/issues