Skip to content
View Cyitron's full-sized avatar

Block or report Cyitron

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Cyitron/README.md

Hello there 👋

Welcome to my profile! 👋 My name is Gabriel Lencina!

I am passionate about Hardware Engineering, with a particular interest in FPGA development, Verilog, VHDL, and embedded systems. I enjoy working on low-level programming and digital design, always looking for ways to optimize performance and push the boundaries of hardware efficiency. My goal is to develop innovative and high-performance solutions in the field of electronics and computing.



📬 Connect with me:


🖥️ About Me:

  • 🎓 Computer Engineering student at UFSC
  • 🔬 Passionate about Hardware Design, FPGA, and Embedded Systems
  • ⚡ Skilled in Verilog, VHDL, C, C++, assembly, and low-level programming
  • 🚀 Enthusiast of digital circuits, logic design, and hardware acceleration

Looking forward to collaborating on exciting projects! Feel free to reach out. 🚀

Pinned Loading

  1. Inventory_LARM Inventory_LARM Public

    Logistic and Inventory system of LARM from UFSC Campus Araranguá

    Python

  2. multiagents-course multiagents-course Public

    Forked from Liga-IA/template-mas

    ASL

  3. tcc-RS5 tcc-RS5 Public

    C