Skip to content
View Bejaine's full-sized avatar
1 follower · 7 following

Achievements

Achievement: YOLOAchievement: Pull Shark

Achievements

Achievement: YOLOAchievement: Pull Shark

Block or report Bejaine

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RFID-Attendance-System-EW1 RFID-Attendance-System-EW1 Public

    RFID Based Attendance System created for the Electronics Workshop 1 course in IIITH 2024

    C++

  2. Quadrature-Down-Converter-AEC Quadrature-Down-Converter-AEC Public

    An Analog Quadrature Down Converter (QDC) using NMOS and OpAmps, with a quadrature oscillator, signal mixer, and active low pass filter that down converts a 95kHz input signal to a 5kHz Intermediat…

  3. Build2Break-2025 Build2Break-2025 Public

    Code for the system developed for Build2Break 2025

    Jupyter Notebook

  4. Wake-Word-Detection-System-EW2 Wake-Word-Detection-System-EW2 Public

    MEMS Microphone Preamplifier with Automatic Gain Control (AGC) and Anti-Aliasing Filter (AAF) for always-on voice wake-word detection in smart home devices. Essentially an Amazon Echo of sorts.

    Python

  5. Analog-Audio-Amplifier-EW2 Analog-Audio-Amplifier-EW2 Public

    A speaker (audio amplifier) using analog components using multi stage analog speech processing architecture design

  6. RISCV-RV64I-Processor-IPA RISCV-RV64I-Processor-IPA Public

    Forked from Nord911/RISCfree_IPAproj

    Sequential & Pipeline 64bit RISCV Processor using the RV64I ISA using Verilog

    Verilog