-
Notifications
You must be signed in to change notification settings - Fork 23
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
is it possible to edit a list of items to be outlined? #30
Comments
Any response? |
Please see #2 (comment) for an example of how to read and edit the symbol list file. |
Thanks for the https://github.com/warmdev/SublimeOutline/issues/2#issuecomment-256441587 link, but I still have troubles with editing the Symbols List for the SystemVerilog language.
|
Was that issue solved? I installed SystemVerilog and saw Outline working pretty well. |
So, @Monox18, have you managed to add additional (not default) symbols to the Outline panel? Could you please let to know how have you done this? Thanks! |
Yes. Open the verilog file u want to test. place the cursos at the begining of the string that you want to add as a symbol. Do create a new file
Save it and it should work. Read more about Scope Selectors To further select what you want, and filter what you don't want. |
Have you probably tried to define a multi-level / hierarchical Outline? Is this actually possible? |
Do you mean like identation in the Outline to show a kind of tree? Yes. You can add leading whitespaces to symbols to create this effect. Check my package Json Symbols and Color Syntax |
Here is one more question @Monox18 : Could Regular Expressions be used in the tmPreferences files? |
in the code, I have two scopes in the same line.... what settings is required in order to place them in the same line in the Outline panel as well? currently they are placed in the different lines in the Outline panel |
@Monox18 , should your JsonSymbolsAndColorSyntax work for Verilog files as well? Could you please provide some examples? |
@Monox18 , I tried to use your code... But if in the source file the several SCOPES appear on the same line, in the Outline each SCOPE is placed to the different line. So, how to make the SCOPES in the Outline Panel will be placed on the same line as in the original file? Looking forward to your response! |
Besides the SCOPE, could KEYWORDS be used as well? For example, I'd like the Outline will contain all the lines, which start with //\ in the source file. Is this possible? |
My
The outline display is done itself by the The publishing of the symbols is made by the If you want to alter, or create new rules, you will have to play around with those files for your verilog syntax. They are mostly about Regular Expresions. Iit takes trial and error.
Yes, I think you can also concatenate scopes (using scope selectors) or create Regex that matches what you want.
You can extend current syntaxis (having your fixes on a separate file) or you can modify the originals (write ur fixes in the same file) and save it as a new syntaxis. |
nice work! Can you do this with the xml file type? |
Hi All,
I'm about the Outline extension. By default, it shows items according to some lists for each file type.
But, is it possible to edit these lists (add/remove some items)?
How to read/edit the Symbol_List.tmPreferences file?
Thank you!
The text was updated successfully, but these errors were encountered: