@@ -1130,7 +1130,7 @@ impl<T> (T,) {}
1130
1130
/// A 16-bit floating point type (specifically, the "binary16" type defined in IEEE 754-2008).
1131
1131
///
1132
1132
/// This type is very similar to [`prim@f32`] but has decreased precision because it uses half as many
1133
- /// bits. Please see [the documentation for [`prim@ f32`] or [Wikipedia on
1133
+ /// bits. Please see [the documentation for ` f32`](prim@f32) or [Wikipedia on
1134
1134
/// half-precision values][wikipedia] for more information.
1135
1135
///
1136
1136
/// Note that most common platforms will not support `f16` in hardware without enabling extra target
@@ -1235,12 +1235,12 @@ mod prim_f64 {}
1235
1235
/// A 128-bit floating point type (specifically, the "binary128" type defined in IEEE 754-2008).
1236
1236
///
1237
1237
/// This type is very similar to [`prim@f32`] and [`prim@f64`], but has increased precision by using twice
1238
- /// as many bits as `f64`. Please see [the documentation for [`prim@ f32`] or [Wikipedia on
1238
+ /// as many bits as `f64`. Please see [the documentation for ` f32`](prim@f32) or [Wikipedia on
1239
1239
/// quad-precision values][wikipedia] for more information.
1240
1240
///
1241
1241
/// Note that no platforms have hardware support for `f128` without enabling target specific features,
1242
1242
/// as for all instruction set architectures `f128` is considered an optional feature.
1243
- /// Only Power ISA ("PowerPC") and RISCV specify it, and only certain microarchitectures
1243
+ /// Only Power ISA ("PowerPC") and RISC-V specify it, and only certain microarchitectures
1244
1244
/// actually implement it. For x86-64 and AArch64, ISA support is not even specified,
1245
1245
/// so it will always be a software implementation significantly slower than `f64`.
1246
1246
///
0 commit comments