We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3180edd commit 6a31dc2Copy full SHA for 6a31dc2
disasm/disasm.cc
@@ -2125,7 +2125,7 @@ void disassembler_t::add_instructions(const isa_parser_t* isa)
2125
DEFINE_R1TYPE(sm3p1);
2126
}
2127
2128
- if (isa->extension_enabled(EXT_ZVKB) || isa->extension_enabled(EXT_ZVBB)) {
+ if (isa->extension_enabled(EXT_ZVKB)) {
2129
#define DEFINE_VECTOR_VIU_ZIMM6(code) \
2130
add_vector_viu_z6_insn(this, #code, match_##code, mask_##code)
2131
#define DISASM_VECTOR_VV_VX(name) \
0 commit comments