Skip to content

Commit 9ad4b52

Browse files
author
modm update bot
committed
Update STM32H7 headers to v1.10.6
1 parent 00c65a8 commit 9ad4b52

26 files changed

+721
-37103
lines changed

‎README.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -24,7 +24,7 @@ as the Cube release version in braces:
2424
- [G0: v1.4.4 created 15-December-2023](https://github.com/STMicroelectronics/STM32CubeG0)
2525
- [G4: v1.2.5 created 25-September-2024](https://github.com/STMicroelectronics/STM32CubeG4)
2626
- [H5: v1.3.1 created 30-October-2024](https://github.com/STMicroelectronics/STM32CubeH5)
27-
- [H7: v1.10.5 created 30-October-2024](https://github.com/STMicroelectronics/STM32CubeH7)
27+
- [H7: v1.10.6 created 06-December-2024](https://github.com/STMicroelectronics/STM32CubeH7)
2828
- [WB: v1.12.2 created 05-June-2024](https://github.com/STMicroelectronics/STM32CubeWB)
2929
- [WBA: v1.5.0 created 22-October-2024](https://github.com/STMicroelectronics/STM32CubeWBA)
3030
- [WL: v1.2.0 created 09-November-2022](https://github.com/STMicroelectronics/STM32CubeWL)

‎stm32h7xx/Include/stm32h723xx.h

+99-39
Original file line numberDiff line numberDiff line change
@@ -1321,7 +1321,7 @@ typedef struct
13211321
__IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
13221322
__IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
13231323
__IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
1324-
__IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */
1324+
__IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
13251325
__IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */
13261326
__IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */
13271327
__IO uint32_t OR; /*!< RTC option register, Address offset: 0x4C */
@@ -16973,7 +16973,104 @@ typedef struct
1697316973
#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */
1697416974
#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */
1697516975

16976-
/******************** Bits definition for RTC_TAMPCR register ***************/
16976+
/******************** Bits definition for RTC_TAFCR register ***************/
16977+
#define RTC_TAFCR_PC15MODE_Pos (23U)
16978+
#define RTC_TAFCR_PC15MODE_Msk (0x1UL << RTC_TAFCR_PC15MODE_Pos) /*!< 0x00800000 */
16979+
#define RTC_TAFCR_PC15MODE RTC_TAFCR_PC15MODE_Msk
16980+
#define RTC_TAFCR_PC15VALUE_Pos (22U)
16981+
#define RTC_TAFCR_PC15VALUE_Msk (0x1UL << RTC_TAFCR_PC15VALUE_Pos) /*!< 0x00400000 */
16982+
#define RTC_TAFCR_PC15VALUE RTC_TAFCR_PC15VALUE_Msk
16983+
#define RTC_TAFCR_PC14MODE_Pos (21U)
16984+
#define RTC_TAFCR_PC14MODE_Msk (0x1UL << RTC_TAFCR_PC14MODE_Pos) /*!< 0x00200000 */
16985+
#define RTC_TAFCR_PC14MODE RTC_TAFCR_PC14MODE_Msk
16986+
#define RTC_TAFCR_PC14VALUE_Pos (20U)
16987+
#define RTC_TAFCR_PC14VALUE_Msk (0x1UL << RTC_TAFCR_PC14VALUE_Pos) /*!< 0x00100000 */
16988+
#define RTC_TAFCR_PC14VALUE RTC_TAFCR_PC14VALUE_Msk
16989+
#define RTC_TAFCR_PC13MODE_Pos (19U)
16990+
#define RTC_TAFCR_PC13MODE_Msk (0x1UL << RTC_TAFCR_PC13MODE_Pos) /*!< 0x00080000 */
16991+
#define RTC_TAFCR_PC13MODE RTC_TAFCR_PC13MODE_Msk
16992+
#define RTC_TAFCR_PC13VALUE_Pos (18U)
16993+
#define RTC_TAFCR_PC13VALUE_Msk (0x1UL << RTC_TAFCR_PC13VALUE_Pos) /*!< 0x00040000 */
16994+
#define RTC_TAFCR_PC13VALUE RTC_TAFCR_PC13VALUE_Msk
16995+
#define RTC_TAFCR_TAMPPUDIS_Pos (15U)
16996+
#define RTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */
16997+
#define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk
16998+
#define RTC_TAFCR_TAMPPRCH_Pos (13U)
16999+
#define RTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */
17000+
#define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk
17001+
#define RTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */
17002+
#define RTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */
17003+
#define RTC_TAFCR_TAMPFLT_Pos (11U)
17004+
#define RTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */
17005+
#define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk
17006+
#define RTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */
17007+
#define RTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */
17008+
#define RTC_TAFCR_TAMPFREQ_Pos (8U)
17009+
#define RTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */
17010+
#define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk
17011+
#define RTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */
17012+
#define RTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */
17013+
#define RTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */
17014+
#define RTC_TAFCR_TAMPTS_Pos (7U)
17015+
#define RTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */
17016+
#define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk
17017+
#define RTC_TAFCR_TAMP3TRG_Pos (6U)
17018+
#define RTC_TAFCR_TAMP3TRG_Msk (0x1UL << RTC_TAFCR_TAMP3TRG_Pos) /*!< 0x00000040 */
17019+
#define RTC_TAFCR_TAMP3TRG RTC_TAFCR_TAMP3TRG_Msk
17020+
#define RTC_TAFCR_TAMP3E_Pos (5U)
17021+
#define RTC_TAFCR_TAMP3E_Msk (0x1UL << RTC_TAFCR_TAMP3E_Pos) /*!< 0x00000020 */
17022+
#define RTC_TAFCR_TAMP3E RTC_TAFCR_TAMP3E_Msk
17023+
#define RTC_TAFCR_TAMPIE_Pos (2U)
17024+
#define RTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */
17025+
#define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk
17026+
#define RTC_TAFCR_TAMP1TRG_Pos (1U)
17027+
#define RTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */
17028+
#define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk
17029+
#define RTC_TAFCR_TAMP1E_Pos (0U)
17030+
#define RTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */
17031+
#define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk
17032+
17033+
/* Aliases for RTC TAFCR */
17034+
#define TAMPCR TAFCR
17035+
#define RTC_TAMPCR_TAMPPUDIS_Pos RTC_TAFCR_TAMPPUDIS_Pos
17036+
#define RTC_TAMPCR_TAMPPUDIS_Msk RTC_TAFCR_TAMPPUDIS_Msk
17037+
#define RTC_TAMPCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS
17038+
#define RTC_TAMPCR_TAMPPRCH_Pos RTC_TAFCR_TAMPPRCH_Pos
17039+
#define RTC_TAMPCR_TAMPPRCH_Msk RTC_TAFCR_TAMPPRCH_Msk
17040+
#define RTC_TAMPCR_TAMPPRCH RTC_TAFCR_TAMPPRCH
17041+
#define RTC_TAMPCR_TAMPPRCH_0 RTC_TAFCR_TAMPPRCH_0
17042+
#define RTC_TAMPCR_TAMPPRCH_1 RTC_TAFCR_TAMPPRCH_1
17043+
#define RTC_TAMPCR_TAMPFLT_Pos RTC_TAFCR_TAMPFLT_Pos
17044+
#define RTC_TAMPCR_TAMPFLT_Msk RTC_TAFCR_TAMPFLT_Msk
17045+
#define RTC_TAMPCR_TAMPFLT RTC_TAFCR_TAMPFLT
17046+
#define RTC_TAMPCR_TAMPFLT_0 RTC_TAFCR_TAMPFLT_0
17047+
#define RTC_TAMPCR_TAMPFLT_1 RTC_TAFCR_TAMPFLT_1
17048+
#define RTC_TAMPCR_TAMPFREQ_Pos RTC_TAFCR_TAMPFREQ_Pos
17049+
#define RTC_TAMPCR_TAMPFREQ_Msk RTC_TAFCR_TAMPFREQ_Msk
17050+
#define RTC_TAMPCR_TAMPFREQ RTC_TAFCR_TAMPFREQ
17051+
#define RTC_TAMPCR_TAMPFREQ_0 RTC_TAFCR_TAMPFREQ_0
17052+
#define RTC_TAMPCR_TAMPFREQ_1 RTC_TAFCR_TAMPFREQ_1
17053+
#define RTC_TAMPCR_TAMPFREQ_2 RTC_TAFCR_TAMPFREQ_2
17054+
#define RTC_TAMPCR_TAMPTS_Pos RTC_TAFCR_TAMPTS_Pos
17055+
#define RTC_TAMPCR_TAMPTS_Msk RTC_TAFCR_TAMPTS_Msk
17056+
#define RTC_TAMPCR_TAMPTS RTC_TAFCR_TAMPTS
17057+
#define RTC_TAMPCR_TAMP3TRG_Pos RTC_TAFCR_TAMP3TRG_Pos
17058+
#define RTC_TAMPCR_TAMP3TRG_Msk RTC_TAFCR_TAMP3TRG_Msk
17059+
#define RTC_TAMPCR_TAMP3TRG RTC_TAFCR_TAMP3TRG
17060+
#define RTC_TAMPCR_TAMP3E_Pos RTC_TAFCR_TAMP3E_Pos
17061+
#define RTC_TAMPCR_TAMP3E_Msk RTC_TAFCR_TAMP3E_Msk
17062+
#define RTC_TAMPCR_TAMP3E RTC_TAFCR_TAMP3E
17063+
#define RTC_TAMPCR_TAMPIE_Pos RTC_TAFCR_TAMPIE_Pos
17064+
#define RTC_TAMPCR_TAMPIE_Msk RTC_TAFCR_TAMPIE_Msk
17065+
#define RTC_TAMPCR_TAMPIE RTC_TAFCR_TAMPIE
17066+
#define RTC_TAMPCR_TAMP1TRG_Pos RTC_TAFCR_TAMP1TRG_Pos
17067+
#define RTC_TAMPCR_TAMP1TRG_Msk RTC_TAFCR_TAMP1TRG_Msk
17068+
#define RTC_TAMPCR_TAMP1TRG RTC_TAFCR_TAMP1TRG
17069+
#define RTC_TAMPCR_TAMP1E_Pos RTC_TAFCR_TAMP1E_Pos
17070+
#define RTC_TAMPCR_TAMP1E_Msk RTC_TAFCR_TAMP1E_Msk
17071+
#define RTC_TAMPCR_TAMP1E RTC_TAFCR_TAMP1E
17072+
17073+
/* Legacy defines for backward compatibility */
1697717074
#define RTC_TAMPCR_TAMP3MF_Pos (24U)
1697817075
#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos) /*!< 0x01000000 */
1697917076
#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk
@@ -17001,49 +17098,12 @@ typedef struct
1700117098
#define RTC_TAMPCR_TAMP1IE_Pos (16U)
1700217099
#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) /*!< 0x00010000 */
1700317100
#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk
17004-
#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)
17005-
#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) /*!< 0x00008000 */
17006-
#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk
17007-
#define RTC_TAMPCR_TAMPPRCH_Pos (13U)
17008-
#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00006000 */
17009-
#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk
17010-
#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00002000 */
17011-
#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00004000 */
17012-
#define RTC_TAMPCR_TAMPFLT_Pos (11U)
17013-
#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001800 */
17014-
#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk
17015-
#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00000800 */
17016-
#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001000 */
17017-
#define RTC_TAMPCR_TAMPFREQ_Pos (8U)
17018-
#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000700 */
17019-
#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk
17020-
#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000100 */
17021-
#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000200 */
17022-
#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000400 */
17023-
#define RTC_TAMPCR_TAMPTS_Pos (7U)
17024-
#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) /*!< 0x00000080 */
17025-
#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk
17026-
#define RTC_TAMPCR_TAMP3TRG_Pos (6U)
17027-
#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos) /*!< 0x00000040 */
17028-
#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk
17029-
#define RTC_TAMPCR_TAMP3E_Pos (5U)
17030-
#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos) /*!< 0x00000020 */
17031-
#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk
1703217101
#define RTC_TAMPCR_TAMP2TRG_Pos (4U)
1703317102
#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) /*!< 0x00000010 */
1703417103
#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk
1703517104
#define RTC_TAMPCR_TAMP2E_Pos (3U)
1703617105
#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) /*!< 0x00000008 */
1703717106
#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk
17038-
#define RTC_TAMPCR_TAMPIE_Pos (2U)
17039-
#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) /*!< 0x00000004 */
17040-
#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk
17041-
#define RTC_TAMPCR_TAMP1TRG_Pos (1U)
17042-
#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) /*!< 0x00000002 */
17043-
#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk
17044-
#define RTC_TAMPCR_TAMP1E_Pos (0U)
17045-
#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) /*!< 0x00000001 */
17046-
#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk
1704717107

1704817108
/******************** Bits definition for RTC_ALRMASSR register *************/
1704917109
#define RTC_ALRMASSR_MASKSS_Pos (24U)

0 commit comments

Comments
 (0)