Unneeded guarding macros

[shalan]

The SRAM stub Verilog file is meant to blackbox the SRAM macro during synthesis. The file has some port definitions that are guarded by the macro EF_SRAM_PA_SIM. The macro name suggests that the extra ports are present during simulation. However, a stub file cannot be used in simulation.