Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog: `__FILE__ and `__LINE__ #941

Merged
merged 1 commit into from
Jan 17, 2025
Merged

Verilog: `__FILE__ and `__LINE__ #941

merged 1 commit into from
Jan 17, 2025

Conversation

kroening
Copy link
Member

@kroening kroening commented Jan 17, 2025 •
edited
Loading

This adds 1800 2017 22.13 `__FILE__ and `__LINE__ to the Verilog preprocessor.

@kroening kroening changed the title Verilog: __FILE__ and __LINE__ Verilog: `__FILE__ and `__LINE__ Jan 17, 2025
@kroening
Verilog: __FILE__ and __LINE__
dce0b37 
This adds 1800 2017 22.13 `__FILE__ and `__LINE__ to the Verilog
preprocessor.
@kroening kroening marked this pull request as ready for review January 17, 2025 20:22
@tautschnig tautschnig merged commit a7f30f8 into main Jan 17, 2025
8 of 9 checks passed
@tautschnig tautschnig deleted the file1 branch January 17, 2025 20:57
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
Verilog
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kroening @tautschnig