Skip to content

Commit

Permalink
Verilog: KNOWNBUG test for file in subdirectory with local include
Browse files Browse the repository at this point in the history
This adds a KNOWNBUG test for the case where a Verilog file is in a
subdirectory and a local include is in the same subdirectory.
  • Loading branch information
kroening committed Apr 22, 2024
1 parent 2a129e6 commit 7766725
Show file tree
Hide file tree
Showing 2 changed files with 8 additions and 0 deletions.
7 changes: 7 additions & 0 deletions regression/verilog/preprocessor/in_subdir.desc
Original file line number Diff line number Diff line change
@@ -0,0 +1,7 @@
KNOWNBUG
subdir/in_subdir.v
--preprocess
^EXIT=0$
^SIGNAL=0$
--
include file in subdirectory not found
1 change: 1 addition & 0 deletions regression/verilog/preprocessor/subdir/in_subdir.v
Original file line number Diff line number Diff line change
@@ -0,0 +1 @@
`include "include_file.vh"

0 comments on commit 7766725

Please sign in to comment.