We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c2851f1 commit 760132aCopy full SHA for 760132a
src/verilog/parser.y
@@ -421,6 +421,7 @@ int yyverilogerror(const char *error)
421
%token TOK_LESSLESSLESSEQUAL "<<<="
422
%token TOK_GREATERGREATERGREATEREQUAL ">>>="
423
%token TOK_HASHHASH "##"
424
+%token TOK_COLONCOLON "::"
425
426
/* System Verilog Keywords */
427
%token TOK_ACCEPT_ON "accept_on"
src/verilog/scanner.l
@@ -247,6 +247,7 @@ void verilog_scanner_init()
247
"<->" { SYSTEM_VERILOG_OPERATOR(TOK_LESSMINUSGREATER, "<->"); }
248
"->" { SYSTEM_VERILOG_OPERATOR(TOK_MINUSGREATER, "->"); }
249
"'" { SYSTEM_VERILOG_OPERATOR('\'', "'"); }
250
+"::" { SYSTEM_VERILOG_OPERATOR(TOK_COLONCOLON, "::"); }
251
252
/* Verilog keywords */
253
0 commit comments