Skip to content

Commit 434a656

Browse files
authored
Merge pull request #1290 from diffblue/verilog-tc-boolean-cleanup
Verilog: cleanout unused Boolean operators from type checker
2 parents 8245090 + 3d19706 commit 434a656

File tree

1 file changed

+8
-3
lines changed

1 file changed

+8
-3
lines changed

src/verilog/verilog_typecheck_expr.cpp

Lines changed: 8 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -3500,9 +3500,7 @@ exprt verilog_typecheck_exprt::convert_binary_expr(binary_exprt expr)
35003500

35013501
return std::move(expr);
35023502
}
3503-
else if(
3504-
expr.id() == ID_and || expr.id() == ID_or || expr.id() == ID_xor ||
3505-
expr.id() == ID_xnor || expr.id() == ID_nand || expr.id() == ID_nor)
3503+
else if(expr.id() == ID_and || expr.id() == ID_or)
35063504
{
35073505
for(auto &op : expr.operands())
35083506
{
@@ -3516,6 +3514,13 @@ exprt verilog_typecheck_exprt::convert_binary_expr(binary_exprt expr)
35163514

35173515
return std::move(expr);
35183516
}
3517+
else if(
3518+
expr.id() == ID_xor || expr.id() == ID_xnor || expr.id() == ID_nand ||
3519+
expr.id() == ID_nor)
3520+
{
3521+
// should not occur -- only generated by the typechecker
3522+
PRECONDITION(false);
3523+
}
35193524
else if(expr.id() == ID_verilog_value_range)
35203525
{
35213526
for(auto &op : expr.operands())

0 commit comments

Comments
 (0)