Skip to content

Add debug port #6

@sameo

Description

@sameo

We'd like to be able to have our processor dump debug information through a dedicated port, for diagnosis and debugging purposes.

I propose to use the 2 bytes at address 0x1e (top of the IO port range) for dumping debug bytes.

Essentially, any STI R2, 0x1e will be interpreted as a debug output and could be pushed to a debug device. In practice, we would e.g. hook it up to a named pipe (see mkfifo). A separate thread could then read from that debug device and print whatever it receives from it.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions